Yu-Tung Liu (劉宇桐)

PhD Student in Computer Engineering, University of Maryland, College Park

profile_pic.jpeg

Research:
I am a first-year PhD student at the University of Maryland, College Park, under the supervision of Prof. Cunxi Yu. My research focuses on building autonomous AI agents for chip design automation — leveraging LLMs to drive the full ASIC flow (RTL generation, synthesis, physical design) with human-in-the-loop oversight. Previously, I developed neural methods for IR drop estimation at NYCU (1st place, ICCAD 2023 CAD Contest) and applied diffusion and state-space models to biomedical signal denoising at Academia Sinica.

Education: I obtained my Bachelor’s degree in Electronics and Electrical Engineering from National Yang Ming Chiao Tung University (NYCU), previously known as National Chiao Tung University (NCTU), where I worked with Prof. Hung-Ming Chen and Prof. Juinn-Dar Huang. I was a research intern at Academia Sinica, where I worked on efficient learning algorithms for biomedical signal processing with Dr. Yu Tsao.

news

Mar 11, 2026 I will be presnting a poster at NSF Workshop on Agents for Chip Design Automation!
Feb 23, 2026 TOPCELL is accepted to DAC 2026. Congrats to Zhan Song and the team!
Apr 11, 2025 With great honor, I served as a session chair at the ICASSP 2025!
Jan 14, 2025 Our collaborative work with Prof. C.-C. Jay Kuo’s group from USC was accepted by TCAD!

selected publications

(*) denotes equal contribution
  1. DAC
    TOPCELL: Topology Optimization of Standard Cell via LLMs
    Zhan Song, Yu-Tung Liu, Chen Chen, and 6 more authors
    In 2026 62nd ACM/IEEE Design Automation Conference (DAC), 2026
  2. ICCAD
    CFIRSTNET: Comprehensive Features for Static IR Drop Estimation with Neural Network
    Yu-Tung Liu*, Yu-Hao Cheng*, Shao-Yu Wu, and 1 more author
    In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2024, 2024
  3. TCAD
    GIRD: A Green IR-Drop Estimation Method
    Chee-An Yu, Yu-Tung Liu, Yu-Hao Cheng, and 3 more authors
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2025